

CLAIMS

1 1. A method comprising:

2 receiving an input clock signal representing either a
3 differential clock signal or a single-ended clock signal;

4 determining whether the input clock signal is a
5 differential clock signal or a single-ended clock signal;

6 and

7 automatically generating an output clock signal based
8 on the determination.

1 2. The method of claim 1 wherein generating the output
2 clock signal comprises generating a single-ended output
3 clock signal when the input clock signal is determined to
4 be a differential clock signal.

1 3. The method of claim 1 wherein the generated clock
2 signal has the same frequency as the input clock signal.

1 4. The method of claim 1, wherein receiving the input
2 clock signal comprises receiving a single-ended clock
3 signal on a first input terminal and a ground potential on
4 the second input terminal.

Sub 1 1 4/5. The method of claim 1 further comprising generating a
2 clock mode signal based on the determination.

6. A method comprising:

receiving a first input clock signal;

receiving a second input clock signal, wherein the second input clock signal is one of a constant signal at ground potential, a constant signal above ground potential or a signal at the same frequency as the first input clock signal;

automatically generating a single-ended clock signal from the first and second input clock signals when the second input clock signal is one of a constant signal above ground potential or a signal at the same frequency as the first input clock signal; and

automatically generating a single-ended clock signal from the first input clock signal when the second input clock signal is a constant signal at ground potential.

1 ^{5/} 7. The method of claim ^{4/} 5 wherein the output clock signal
2 is a single-ended clock signal generated when the input
3 clock signal is determined to be a differential clock
4 signal.

Sub
E'

6
1 8. The method of claim ⁴/₅ wherein the generated clock
2 signal has the same frequency as either as the first input
3 clock signal or the second input clock signal.

Sub
A3

005250-9772950

1 9. A device comprising:

2 a first terminal to receive a first clock input
3 signal;

4 a second terminal to receive a second clock input
5 signal; and

6 a detector coupled to the second terminal to receive
7 the second clock input signal, wherein the detector is
8 configured to output a clock mode signal as a function of a
9 voltage potential of the second clock signal.

1 10. The device of claim 9 further comprising:

2 a first circuit ⁵⁰ coupled to the first terminal
3 configured to generate a first single-ended clock signal of
4 the same frequency as the first clock input signal;

5 a second circuit ⁵⁶ coupled to the first terminal and to
6 the second terminal to generate a second single-ended clock
7 signal of the same frequency as the first clock input
8 signal; and

9 a selector configured to select the first single-ended
10 clock signal or the second single-ended clock signal based
11 upon the clock mode signal.

1 11. The device of claim 10 further comprising a clock
2 generator coupled at least to the first terminal,
3 configured to output a master clock signal.

1 12. The device of claim 11, further comprising a
2 compensator configured to receive the signal from either
3 the first circuit or the second circuit and to output a
4 core clock signal aligned with the master clock signal.

1 13. The device of claim 12 wherein the compensator
2 includes a phase-locked loop.

1 14. The device of claim 12 wherein the compensator
2 includes delay cancellation as a function of the clock mode
3 signal.

1 15. The device of claim 10 wherein the selector is a
2 multiplexer.

1 16. A device comprising:

2 a switch including an input terminal and an output
3 terminal;
4 a load coupled to the output terminal; and
5 a capacitor coupled to the output terminal;
6 wherein the input terminal receives a periodic clock
7 signal; and
8 wherein the capacitor is so sized to filter out pulses
9 caused by the oscillations of the clock signal applied to
10 the input terminal of the switch.

1 17. The device of claim 16, further comprising an output
2 buffer coupled to the output terminal.

1 18. The device of claim 16, wherein the switch comprises a
2 field effect transistor and the input terminal comprises
3 the gate of the field effect transistor.

1 19. The device of claim 16, wherein the switch transistor
2 and the load are CMOS transistors.

1 20. A method comprising:
2 receiving an input clock signal representing either a
3 differential clock signal or a single-ended clock signal;

4 determining whether the input clock signal is a
5 differential clock signal or a single-ended clock signal;
6 and
7 automatically generating a clock mode signal based on
8 the determination.

1 ¹⁷/~~21~~. The method of claim ¹⁶/~~20~~ further comprising:

2 providing a first circuit for a single-ended clock
3 signal, the output of the first circuit being a first
4 output clock signal;

5 providing a second circuit for a differential clock
6 signal, the output of the second circuit being a second
7 output clock signal;

8 selecting either the output of the first circuit or
9 the output of the second circuit as a function of the clock
10 mode signal.

1 ¹⁸/~~22~~. A method comprising:

2 receiving a first periodic clock signal voltage at a
3 first input;

4 receiving at a second input one of a second periodic
5 clock signal voltage, a constant signal voltage above
6 ground potential or a constant ground potential signal;

7 detecting whether the signal received at the second
8 input is a constant ground potential signal; and
9 generating a clock mode signal indicative of the
10 detection.

1 23. The method of claim 22 further comprising generating a
2 high voltage clock mode signal when the signal received at
3 the second input is a constant ground potential signal.

1 24. A method comprising:

2 receiving a clock signal, wherein the clock signal is
3 one of a single-ended clock signal or a differential clock
4 signal; and

5 generating an output single-ended clock signal that
6 follows the received clock signal.

1 25. The method of claim 24 further comprising aligning the
2 output single-ended clock signal with the received clock
3 signal.

1 26. A system comprising:

2 a clock generator, wherein the clock generator issues
3 one of a single-ended clock signal or a differential clock
4 signal; and

5 an electronic device including a first input terminal
6 and a second input terminal, with the first input terminal
7 coupled to the clock generator;

8 wherein the electronic device generates a single-ended
9 clock signal of the same frequency as the clock signal
10 issued by the clock generator.

1 27. The system of claim 26, wherein the electronic device
2 issues a single-ended clock signal aligned with the clock
3 signal issued by the clock generator.

1 28. The system of claim 26,

2 wherein the electronic device includes a first input
3 terminal and a second input terminal, and

4 wherein the first input terminal is coupled to circuit
5 ground when the clock generator issues a single-ended clock
6 signal.

1 29. The system of claim 26,

2 wherein the electronic device includes a first input
3 terminal and a second input terminal, and

4 wherein the first and second input terminals are
5 coupled to the clock generator when the clock generator
6 issues a differential clock signal.